Freelancer logó Így működik Munkák böngészése
Bejelentkezés Regisztráció
Adjon ki projektet
Profil borítóképe
Mostantól követi felhasználót
A felhasználó követése sikertelen.
Ez a felhasználó nem engedélyezte mások számára, hogy kövessék.
Ön már követi ezt a felhasználót.
Tagsági előfizetésével csak 0 követésre van lehetősége. Itt fejlesztheti tagságát.
Nem követi a továbbiakban felhasználót
A felhasználó követésének kikapcsolása során hiba lépett fel.
Sikeresen ajánlotta felhasználót
A felhasználó ajánlása során hiba lépett fel.
Valami hiba történt. Kérjük, frissítse az oldalt és próbálja újra.
E-mail cím hitelesítése sikeres.
Felhasználó avatár
$30 USD / óra
EGYPT zászlója
beni suef, egypt
$30 USD / óra
Itt jelenleg ennyi az idő: 9:49 de.
Ekkor csatlakozott: október 13, 2020
15 ajánlás

Islam Muhammad S.

@IslamAdam998

 5,0 (43 értékelés)
6,1
6,1
67%
67%
$30 USD / óra
EGYPT zászlója
beni suef, egypt
$30 USD / óra
96%
Teljesített megbízások
73%
Költségvetésen belül
80%
Határidőn belül
13%
Ismételt megbízási arány

Digital IC Design Engineer (ASIC & FPGA)

I am a digital design engineer expert in FPGA and ASIC design flows using Verilog and VHDL languages. I studied Nano-Electronics engineering bachelor's and interested in VLSI careers. I have experience with Vivado, ISE, SDK, Quartus, Design Compiler, IC Compiler and others. I have a special interest in CNN, AI, and autonomous applications and I have completed projects relating to fields both academic and industrial.
Freelancer Verilog / VHDL Designers Egypt
Az összes Verilog / VHDL Designers mutatása itt: Egypt

Keresse Islam Muhammad S. felhasználót a munkájával kapcsolatban

Jelentkezzen be, hogy chaten keresztül megbeszélhessék a részleteket.

Portfólió

9674675
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
9033964
This is the implementation of PCIe core on Zynq Ultrascale FPGA. The core utilized AXI4 protocol and supports a high data rate of up to 1.6 GB/S
PCIe core with 1600 MB/s data rate
This is the implementation of PCIe core on Zynq Ultrascale FPGA. The core utilized AXI4 protocol and supports a high data rate of up to 1.6 GB/S
PCIe core with 1600 MB/s data rate
This is the implementation of PCIe core on Zynq Ultrascale FPGA. The core utilized AXI4 protocol and supports a high data rate of up to 1.6 GB/S
PCIe core with 1600 MB/s data rate
9031709
This is a design for Manchester encoding and decoding using Vivado and Verilog language. It is tested OK.
Manchester encoding and decoding
This is a design for Manchester encoding and decoding using Vivado and Verilog language. It is tested OK.
Manchester encoding and decoding
9028084
This is a C code for AES 128 Encryption Decryption synthesized and tested on Vivado HLS.
AES 128 Encryption Decryption
This is a C code for AES 128 Encryption Decryption synthesized and tested on Vivado HLS.
AES 128 Encryption Decryption
This is a C code for AES 128 Encryption Decryption synthesized and tested on Vivado HLS.
AES 128 Encryption Decryption
8888862
This is a screenshot from the SHA256 mining algorithm which is a famous algorithm used for Ethereum and Bitcoin mining. I did the RTL and generated the bitstream for it.
SHA256 mining Algorithm
This is a screenshot from the SHA256 mining algorithm which is a famous algorithm used for Ethereum and Bitcoin mining. I did the RTL and generated the bitstream for it.
SHA256 mining Algorithm
8840363
UART for serial data transfer to PC.
UART
9674675
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
I have designed the tracking function for GNSS-SDR receiver. The implementation is based on a working C++ code tested on real-time data. For implementing the tracking function, I have designed PLL, DLL and FLL functions that are necessary in the design. Also, to compute complex functions used in the C++ code such as ArcTan, Log, complex numbers multiplication and division, Sin, and Cos, I used many Xilinx IPs that work together in a pipeline fusion. I have validated all functions used, and finished the design of the tracking function for industrial purposes. The code uses floating point representation for high accuracy computation. Yet, the design can be hardware accelerated to fixed-point representation to make the design faster and use less resources. The Verilog codes, and C++ codes are ready. Also, there is a full documentation for the project. If anyone is interested to buy my work or modify on it, just send me to make a deal.
GNSS-SDR Tracking Function for GNSS Receiver
9033964
This is the implementation of PCIe core on Zynq Ultrascale FPGA. The core utilized AXI4 protocol and supports a high data rate of up to 1.6 GB/S
PCIe core with 1600 MB/s data rate
This is the implementation of PCIe core on Zynq Ultrascale FPGA. The core utilized AXI4 protocol and supports a high data rate of up to 1.6 GB/S
PCIe core with 1600 MB/s data rate
This is the implementation of PCIe core on Zynq Ultrascale FPGA. The core utilized AXI4 protocol and supports a high data rate of up to 1.6 GB/S
PCIe core with 1600 MB/s data rate
9031709
This is a design for Manchester encoding and decoding using Vivado and Verilog language. It is tested OK.
Manchester encoding and decoding
This is a design for Manchester encoding and decoding using Vivado and Verilog language. It is tested OK.
Manchester encoding and decoding
9028084
This is a C code for AES 128 Encryption Decryption synthesized and tested on Vivado HLS.
AES 128 Encryption Decryption
This is a C code for AES 128 Encryption Decryption synthesized and tested on Vivado HLS.
AES 128 Encryption Decryption
This is a C code for AES 128 Encryption Decryption synthesized and tested on Vivado HLS.
AES 128 Encryption Decryption
8888862
This is a screenshot from the SHA256 mining algorithm which is a famous algorithm used for Ethereum and Bitcoin mining. I did the RTL and generated the bitstream for it.
SHA256 mining Algorithm
This is a screenshot from the SHA256 mining algorithm which is a famous algorithm used for Ethereum and Bitcoin mining. I did the RTL and generated the bitstream for it.
SHA256 mining Algorithm
8840363
UART for serial data transfer to PC.
UART

Értékelések

Változtatások elmentve
1 - 5 / 43 értékelés látható
Vélemények szűrése ez alapján:
5,0
$1 778,00 USD
Stage 1 cryptocurrency FPGA and ASIC core and multi-core design and optimisation
Islam has done an incredible job. He has over delivered which is a wonderful breath of fresh air! He is very well versed in the design process and displays immense skills! I will definitely continue to use him on other projects in the future and can recommend him without any reservations.
Verilog / VHDL
FPGA
Digital Electronics
ASIC
+1 további készség
A
zászlója Arie Z.
@AriZed
•
2 évvel ezelőtt
4,8
$1 200,00 USD
Project for Islam Muhammad S. -- 2
Islam delivered and it's very knowledgable
Verilog / VHDL
FPGA
Digital Electronics
ASIC
+1 további készség
A
zászlója Arie Z.
@AriZed
•
2 évvel ezelőtt
5,0
$320,00 USD
Project 33858018 has been deleted
He is true professional and very nice person. Highly recommended for future endeavors.
S
Closed User
@shahidlatifawan1
•
2 évvel ezelőtt
5,0
$167,00 USD
Verilog code on FPGA
Nice work I recommend it
C Programming
Engineering
Verilog / VHDL
Software Development
FPGA
M
zászlója Mo T.
@mohT2030
•
2 évvel ezelőtt
5,0
€1 533,00 EUR
FPGA Game on Intel ARM Processor
Has the knowledge needed
Verilog / VHDL
FPGA
Digital Electronics
ASIC
+1 további készség
M
zászlója Mohamed Samir M.
@MedSamir
•
2 évvel ezelőtt

Keresse Islam Muhammad S. felhasználót a munkájával kapcsolatban

Jelentkezzen be, hogy chaten keresztül megbeszélhessék a részleteket.

Hitelesítések

Előnyben Részesített Szabadúszó
Személyazonosság hitelesítve
Fizetési mód hitelesítve
Telefonszám hitelesítve
E-mail hitelesítve
Facebook összekapcsolva

Képesítések

preferredfreelancer-1.png Preferred Freelancer Program SLA 1 92%

Kiemelt készségek

Verilog / VHDL 45
FPGA 39
ASIC 20
Digital Electronics 19
Digital ASIC Coding 19

Hasonló szabadúszók keresése

Verilog / VHDL Designers in Egypt
Verilog / VHDL Designers
Field-Programmable Gate Array Experts
ASIC Engineers

Hasonló bemutatók böngészése

Verilog / VHDL
FPGA
ASIC
Digital Electronics
Előző felhasználó Következő felhasználó
Meghívó sikeresen elküldve!
Köszönjük! E-mailben elküldtük a linket, melyen átveheti ajándék egyenlegét.
E-mailje elküldése során valami hiba történt. Kérjük, próbálja újra.
Freelancer logó Hungary / Magyar Súgó és Ügyfélszolgálat Szabadúszó Kategóriák Projektek Versenyek Szabadúszók Enterprise Tagság Előnyben Részesített Szabadúszó program Projektmenedzsment Helyi munkákPhoto Anywhere Bemutatóterem API fejlesztőknek Legyen Hitelesített Asztali alkalmazás Bemutatkozás Rólunk Így működik Biztonság Befektetőknek Oldaltérkép Történetek Hírek Csapat Elnyert díjak Sajtóanyagok Karrierlehetőségek Feltételek Adatvédelmi nyilatkozat Felhasználási feltételek Szerzői jogi szabályzat Etikai kódex Díjak és költségek PartnerekEscrow.comLoadshiftWarrior Forum AlkalmazásokApple App Store logóGoogle Play logó
A vágólapra másolás sikertelen volt. Kérjük, jogosultságai módosítását követően próbálja meg újra.
Vágólapra másolva.
Regisztrált Felhasználók Összes Közzétett Munka
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Előnézet betöltése
Hozzáférést adott a helymeghatározáshoz.
Belépési munkamenete lejárt, és kijelentkeztettük. Kérjük, lépjen be újra.